## **Document Title**

64Kx16 Bit High-Speed CMOS Static RAM(3.3V Operating)
Operated at Commercial and Industrial Temperature Ranges.

## **Revision History**

Rev. No.	<u>History</u>					<u>Draft Data</u>	Remark
Rev. 0.0	Initial release wi	ith Prelimina	ry.			Aug. 5. 1998	Preliminary
Rev. 1.0		minary. C characteris em	Changed	Sep. 7. 1998	Final		
	lcc	12ns 15ns 20ns	85m 83m 80m	nΑ	95mA 93mA 90mA		
Rev. 2.0	Added 48-fine p	itch BGA.				Sep. 17. 1998	Final
Rev. 2.1		em mbol	Previ		Changed F	Nov. 5. 1998	Final
Rev. 2.2	I/O	e ball name for evious 1 ~ I/O8 0 ~ I/O16	or FP-BGA.	Chan I/O9 ~ I/O1 ~	I/O16	Dec. 10. 1998	Final
Rev. 3.0		•	Mar. 2. 1999	Final			
	3. Added Data F	,	0.3m aracteristics.	IA .	0.5mA	J	
Rev. 3.1	Added 10ns spe	ed for all pa	ckages(44SOJ	/ 44TSOP2	/ 48FPBGA)	Apr. 24. 2000	Final
Rev. 3.2	Supply Voltage 1. Only 10ns Bir 2. The Rest Bin	n : 3.15V ~ 3.				Aug. 25. 2000	Final
Rev. 3.3	VIH/VIL Change	<del></del>				Oct. 2. 2000	Final
	Item VIH	Min 2.0	Max Vcc+0.5	Min 2.0	Max Vcc+0.3		
	VIL	-0.5	0.8	-0.3	0.8		

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



Rev. 4.0

Delete 20ns speed bin

Final

Sep. 24. 2001

## 64K x 16 Bit High-Speed CMOS Static RAM(3.3V Operating)

#### **FEATURES**

• Fast Access Time 10,12,15ns(Max.)

• Low Power Dissipation

Standby (TTL) : 30mA(Max.) (CMOS) : 5mA(Max.)

0.5mA(Max.) L-ver. only

Operating \*K6R1016V1C-10: 105 mA(Max.) K6R1016V1C-12: 95mA(Max.) K6R1016V1C-15: 93mA(Max.)

• Single 3.3V Power Supply

• TTL Compatible Inputs and Outputs

• Fully Static Operation

- No Clock or Refresh required

• Three State Outputs

• 2V Minimum Data Retention: L-ver. only

• Center Power/Ground Pin Configuration

• Standard Pin Configuration:


K6R1016V1C-J: 44-SOJ-400 K6R1016V1C-T: 44-TSOP2-400BF

K6R1016V1C-F: 48-Fine pitch BGA with 0.75 Ball pitch

## **GENERAL DESCRIPTION**

The K6R1016V1C is a 1,048,576-bit high-speed Static Random Access Memory organized as 65,536 words by 16 bits. The K6R1016V1C uses 16 common input and output lines and has at output enable pin which operates faster than address access time at read cycle. Also it allows that lower and upper byte access by data byte control (UB, LB). The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The K6R1016V1C is packaged in a 400mil 44-pin plastic SOJ or TSOP2 forward or 48-Fine pitch BGA.

#### **FUNCTIONAL BLOCK DIAGRAM**



#### **ORDERING INFORMATION**


K6R1016V1C-C10/C12/C15	Commercial Temp.
K6R1016V1C-I10/I12/I15	Industrial Temp.


#### PIN FUNCTION

Pin Name	Pin Function
A0 - A15	Address Inputs
WE	Write Enable
CS	Chip Select
ŌĒ	Output Enable
LB	Lower-byte Control(I/O 1~I/O 8)
UB	Upper-byte Control(I/O 9~I/O 16)
I/O1 ~ I/O16	Data Inputs/Outputs
Vcc	Power(+3.3V)
Vss	Ground
N.C	No Connection



#### **PIN CONFIGURATION** (TOP VIEW)





#### **ABSOLUTE MAXIMUM RATINGS\***

Parame	eter	Symbol	Rating	Unit
Voltage on Any Pin Relative	to Vss	VIN, VOUT	-0.5 to 4.6	V
Voltage on Vcc Supply Relat	ive to Vss	Vcc	-0.5 to 4.6	V
Power Dissipation		Pd	1	W
Storage Temperature		Тѕтс	-65 to 150	°C
0 " T '	Commercial	TA	0 to 70	°C
Operating Temperature	Industrial	TA	-40 to 85	°C

<sup>\*</sup> Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### RECOMMENDED DC OPERATING CONDITIONS (TA= 0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc <sup>(1)</sup>	3.15	3.3	3.6	V
Supply Voltage	VCC <sup>(2)</sup>	3.0	3.3	3.6	V
Ground	Vss	0	0	0	V
Input High Voltage	Vih	2.0	-	VCC+0.3(3)	V
Input Low Voltage	VIL	-0.3(4)	-	0.8	V

<sup>(1)</sup> For K6R1016V1C-10 only.



<sup>(2)</sup> For all speed grades except K6R1016V1C-10.

<sup>(3)</sup> ViH(Max) = Vc + 2.0V a.c(Pulse Width  $\leq 8ns$ ) for  $I \leq 20mA$  (4) ViL(Min) = -2.0V a.c(Pulse Width  $\leq 8ns$ ) for  $I \leq 20mA$ .

#### \*DC AND OPERATING CHARACTERISTICS\*(TA=0 to 70°C, Vcc=3.3V+0.3V/-0.15V, unless otherwise specfied)

Parameter	Symbol	Test Conditions		Min	Max	Unit
Input Leakage Current	lμ	VIN=VSS to VCC	-2	2	μΑ	
Output Leakage Current	ILO	CS=VIH or OE=VIH or WE=VIL VOUT=Vss to VCC	-2	2	μА	
Operating Current	Icc	Min. Cycle, 100% Duty	10ns	-	105	mA
$\overline{\text{CS}}=\text{VIL}, \text{VIN}=\text{VIH or VIL}, \text{IOUT}=0\text{mA}$	12ns	-	95			
			15ns	-	93	
Standby Current	ISB	Min. Cycle, CS=VIH		-	30	mA
	ISB1	f=0MHz, <del>CS</del> ≥Vcc-0.2V,	Normal	-	5	mA
		VIN≥Vcc-0.2V or VIN≤0.2V	L-Ver.	-	0.5	
Output Low Voltage Level	Vol	IoL=8mA		-	0.4	V
Output High Voltage Level	Voн	IOH=-4mA		2.4	-	V

<sup>\*</sup> The above parameters are also guaranteed at industrial temperature range.

#### **CAPACITANCE\***(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	C1/0	VI/O=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	-	6	pF

<sup>\*</sup> Capacitance is sampled and not 100% tested.

# AC CHARACTERISTICS (TA=0 to 70°C, Vcc=3.3V+0.3V/-0.15V, unless otherwise noted.) TEST CONDITIONS\*


Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

<sup>\*</sup> The above test conditions are also applied at industrial temperature range.

Output Loads(A)

DOUT  $\begin{array}{c}
RL = 50\Omega \\
\hline
VV = 1.5V
\end{array}$   $ZO = 50\Omega$ 

Output Loads(B) for tHz, tLz, tWHz, tOW, tOLZ & tOHZ





<sup>\*</sup> Capacitive Load consists of all components of the test environment.

<sup>\*</sup> Including Scope and Jig Capacitance

#### **READ CYCLE\***

Parameter	Cumbal	K6R101	6V1C-10	K6R1016V1C-12		K6R1016V1C-15		Unit
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Onit
Read Cycle Time	trc	10	-	12	-	15	-	ns
Address Access Time	tAA	-	10	-	12	-	15	ns
Chip Select to Output	tco	-	10	-	12	-	15	ns
Output Enable to Valid Output	toe	-	5	-	6	-	7	ns
UB, LB Access Time	tBA	-	5	-	6	-	7	ns
Chip Enable to Low-Z Output	tız	3	-	3	-	3	-	ns
UB, LB Enable to Low-Z Output	tBLZ	0	-	0	-	0	-	ns
Output Enable to Low-Z Output	toLZ	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	5	0	6	-	7	ns
Output Disable to High-Z Output	tohz	0	5	0	6	-	7	ns
UB, LB Disable to High-Z Output	tBHZ	0	5	0	6	-	7	ns
Output Hold from Address Change	tон	3	-	3	-	3	-	ns
Chip Selection to Power Up Time	tPU	0	-	0	-	0	-	ns
Chip Selection to Power DownTime	tPD	-	10	-	12	-	15	ns

<sup>\*</sup> The above parameters are also guaranteed at industrial temperature range.


#### WRITE CYCLE\*

Parameter	Cumbal	K6R1016V1C-10		K6R1016V1C-12		K6R1016V1C-15		Unit
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Write Cycle Time	twc	10	-	12	-	15	-	ns
Chip Select to End of Write	tcw	7	-	8	-	9	-	ns
Address Set-up Time	tAS	0	-	0	-	0	-	ns
Address Valid to End of Write	tAW	7	-	8	-	9	-	ns
Write Pulse Width(OE High)	twp	7	-	8	-	9	-	ns
Write Pulse Width(OE Low)	tWP1	10	-	12	-	15	-	ns
UB, LB Valid to End of Write	tBW	7	-	8	-	9	-	ns
Write Recovery Time	twr	0	-	0	-	0	-	ns
Write to Output High-Z	twnz	0	5	0	6	0	7	ns
Data to Write Time Overlap	tDW	5	-	6	-	7	-	ns
Data Hold from Write Time	tDH	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	3	-	ns

 $<sup>^{\</sup>star}$  The above parameters are also guaranteed at industrial temperature range.


### **TIMING DIAGRAMS**

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled,  $\overline{CS} = \overline{OE} = VlL$ ,  $\overline{WE} = VlH$ ,  $\overline{UB}$ ,  $\overline{LB} = VlL$ 






#### TIMING WAVEFORM OF READ CYCLE(2) (WE=VH)



#### NOTES(READ CYCLE)


- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tHz and toHz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VoH or VoI levels.
- 4. At any given temperature and voltage condition, thz(Max.) is less than thz(Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with  $\overline{\text{CS}} = V_{\text{IL}}$
- 7. Address valid prior to coincident with  $\overline{\text{CS}}$  transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

#### TIMING WAVEFORM OF WRITE CYCLE(1) (OE=Clock)






TIMING WAVEFORM OF WRITE CYCLE(2) (OE =Low fixed)




#### TIMING WAVEFORM OF WRITE CYCLE(3) (CS=Controlled)





#### TIMING WAVEFORM OF WRITE CYCLE(4) (UB, LB Controlled)



#### NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.

  2. A write occurs during the overlap of a low  $\overline{CS}$ ,  $\overline{WE}$ ,  $\overline{LB}$  and  $\overline{UB}$ . A write begins at the latest transition  $\overline{CS}$  going low and  $\overline{WE}$ going low; A write ends at the earliest transition  $\overline{\text{CS}}$  going high or  $\overline{\text{WE}}$  going high. twp is measured from the beginning of write to the end of write.
- 3. tcw is measured from the later of  $\overline{CS}$  going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. two is measured from the end of write to the address change. two applied in case a write ends as  $\overline{\text{CS}}$  or  $\overline{\text{WE}}$  going high.
- 6. If  $\overline{OE}$ ,  $\overline{CS}$  and  $\overline{WE}$  are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

  8. If  $\overline{CS}$  goes low simultaneously with  $\overline{WE}$  going or after  $\overline{WE}$  going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10. When  $\overline{CS}$  is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

#### **FUNCTIONAL DESCRIPTION**

cs	WE	OE	LB	UB	Mode	I/O	Pin	Summly Commont
CS	VV E	OE.	LB	UB	Wode	I/O1~I/O8	I/O9~I/O16	Supply Current
Н	Х	X*	Х	Х	Not Select	High-Z	High-Z	ISB, ISB1
L	Н	Н	Х	Х	Output Disable	High-Z	High-Z	Icc
L	Х	Х	I	Н				
L	Н	L	L	Н	Read	Dout	High-Z	Icc
			I	L		High-Z	Dout	
			L	L		Dout	Dout	
L	L	Х	L	Н	Write	DIN	High-Z	Icc
			I	L		High-Z	DIN	
			L	L		DIN	DIN	

<sup>\*</sup> X means Don't Care.




## **DATA RETENTION CHARACTERISTICS\***(TA=0 to 70°C)

Parameter	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Vcc for Data Retention	VDR	<del>CS</del> ≥Vcc-0.2V	2.0	-	3.6	V
Data Retention Current	IDR	Vcc=3.0V, <del>CS</del> ≥Vcc-0.2V VIN≥Vcc-0.2V or VIN≤0.2V	-	-	0.4	mA
		Vcc=2.0V, <del>CS</del> ≥Vcc-0.2V VIN≥Vcc-0.2V or VIN≤0.2V	-	-	0.3	
Data Retention Set-Up Time	tsdr	See Data Retention	0	-	-	ns
Recovery Time	trdr	Wave form(below)	5	-	-	ms

<sup>\*</sup> The above parameters are also guaranteed at industrial temperature range. Data Retention Characteristic is for L-ver only.

#### **DATA RETENTION WAVE FORM**

#### **CS** controlled







#### **PACKAGE DIMENSIONS**

Units:millimeters/Inches

#### 44-SOJ-400








(Units: millimeter)

#### **PACKAGE OUTLINE**

Top View




B
B1
0.50
A1 INDEX MARK

6 5 4 3 2 1 0.50

A D O O O O O
D O O O O O
G O O O O O
G O O O O O

Bottom View


Side View



	Min	Тур	Max
А	-	0.75	-
В	5.90	6.00	6.10
B1	-	3.75	-
С	6.90	7.00	7.10
C1	-	5.25	-
D	0.30	0.35	0.40
E	-	1.05	1.20
E1	-	0.80	-
E2	0.20	0.25	0.30
Y	-	-	0.08

Detail A

B/2



#### Notes.

- 1. Bump counts: 48(8row x 6column)
- 2. Bump pitch:  $(x,y)=(0.75 \times 0.75)(typ.)$
- 3. All tolerance are +/-0.050 unless otherwise specified.
- 4. Typ: Typical
- 5. Y is coplanarity: 0.08(Max)

